ABSTRACT
In the first phase, a control logic based on maximum traffic density is developed which combines Vehicle Actuated & Preset Cycle Time modes in state flow chart, which is tested for its operation in a Simulink model. And in the second phase, the state flow chart is converted into its equivalent VHDL code with HDL coder for FPGA prototyping. Generated VHDL code is compiled and simulated in Altera QUARTUS II to observe its correctness and performance evaluation.
PCT Mode
In this mode traffic light controller follows a predetermined 
VA Mode
In this mode the already installed sensors on the lanes indicate the presence or passage of the vehicles. Based on this detection relevant lights for the particular lane are activated.
FPGA Based Prototyping
FPGA shortens development time for prototyping of newer digital designs. FPGAs usually fill the gap between ASICs (Application Specific Integrated Circuits) and microcontrollers in terms of cost, performance and speed [1] . The paper also focuses on implementation of the proposed controller design on an FPGA. FPGA require HDL for their practical implementation and unlike C or any other behavioral language it uses concurrent processing, resulting in faster operation. Verilog and VHDL are the two widely used HDLs in the world. The system model presented here is implemented with VHDL which is generated through HDL coder.
State Flow Based System Modeling
State flow is a Simulink tool which is mainly used to design an event driven system with supervisory control logic [2] . This paper also emphasis on the use of HDL coder to A better improvement over a fixed time system is presented by Sabri, et. al. [5] , authors present a system that operates on a fixed-time mode in the peak hours while sensors are used in the off peak hours, this also emphasize the use of sensors to improve the traffic light system even for a fixed time system. Simarpreet, et. al. 
METHODOLOGY

Four Way Intersections Model
The model presented in Fig. 1 
Traffic Density of Based Control Logic
This paper uses the concept of traffic density based control logic derived from similar approach used by Shwetank, et. al. [12] , which demonstrates that by using multiple sensors, the controller can be prioritized to serve the lane with maximum traffic density which is given by status of sensors thereby resulting in a dynamic system.
The Fig. 2 shows the Flow Chart depicting the control logic applied in State Flow to operate as a state machine.
In case of no fault the controller serves lane/s with maximum density according to sensor data as given in 
Fault Detection Condition
The control logic accounts for the fault that can be logically detected. There are total 12 conditions (Table 2) for fault detection that override the normal VA based operation. When a higher numbered sensor is active and lower inactive it will be handled as a fault condition and controller will switch to PCT mode.
FPGA Based State Machine
State Machine designed in state flow chart shown in 
FIG. 1. FOUR WAY INTERSECTION WITH DIRECTIONS (NORTH, SOUTH EAST WEST)
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FIG. 2. FLOWCHART FOR PROPOSED CONTROL LOGIC
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TABLE 1. SENSOR CONDITIONS AND DURATION OF GREEN LIGHTS
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Settings for Simulation
• For activation of the system 'enb' is set HIGH.
• 'resetx' is set to LOW.
• Sensor inputs for example 'Ns1', 'Ns2', 'Ns3' are set HIGH or LOW manually to depict various level traffic density for North lane. Same would be the case for other lanes.
• 'Ngreen', 'Nred' and 'Nyellow' are indications at North lane. Same would be the case for other lanes. Fig. 8 shows the response of the system when subjected to fault conditions. In response to faults the system switches to PCT mode and serves in an orderly manner and ignores the traffic density present at lanes. In conditions where Installation costs and power consumption are major concerns Cyclone-III appears to be a better choice while Stratix-III has the capacity of expansion, and can incorporate extended network model.
TABLE 2. LIST OF SENSOR CONDITIONS READ AS FAULT
FIG. 3. STATE FLOW CHART'S BIRD EYE VIEW FIG. 4. BIRD EYE VIEW OF CONTROLLER
FIG. 5. NORTH HAVING GRADUAL RISE IN TRAFFIC FLOW
FIG. 6. RESPONSE TO NORTH & SOUTH WHEN BOTH ATTAIN SAME DEGREE OF TRAFFIC DENSITY
AREA, PERFORMANCE AND POWER
This controller is an efficient alternative for the existent system of traffic light controller in Pakistan.
FUTURE WORK
The controller needs to be optimized with the aid of its Physical implementation along with the complete model of the system. Algorithm may be expanded to cover a complete network of traffic system, also an Alarm system may be used to signal the fault detection, and also means for fault recovery. For ASIC implementation the design may be further optimized for greater improvement in size and performance. 
